

## CLAIMS

- 1 1. A clock and data recovery circuit comprising:
  - 2 - a first data input receiving a data signal of a first frequency;
  - 3 - a clock defining a timing signal of a second frequency;
  - 4 - a phase generator dividing a cycle of the timing signal into a number of
  - 5 N signal phases;
  - 6 - a data sampling component sampling a portion of said data signal
  - 7 causing a logic output statement based on a truth table, said data sampling component
  - 8 comprising a buffer component for buffering said data signal and comprising a phase
  - 9 detector assigned to said buffer component;
  - 10 - a counter assigned to said phase detector with said logic output
  - 11 statement causing a reaction of said counter; and
  - 12 a phase selector assigned to said counter, wherein
  - 13 three or more of said clock phases are selected by said phase selector and
  - 14 the data sampling is triggered by said three or more clock phases.
- 1 2. A clock and data recovery circuit as claimed in claim 1, wherein
  - 2 said reaction of said counter is counting up, counting down, or holding of
  - 3 the counter with the counter value transferred to the phase selector assigned to select the
  - 4 clock phases.
- 1 3. A clock and data recovery circuit as claimed in claim 1, wherein
  - 2 the data signal is a binary signal having signal states zero or one defining a
  - 3 bit sequence.
- 1 4. A clock and data recovery circuit as claimed claim 1, wherein
  - 2 said buffer component comprises bistable multivibrators.
- 1 5. A clock and data recovery circuit as claimed in claim 1, wherein
  - 2 said buffer component comprises a first, a second and a third buffer
  - 3 portion each having a data input and a data output with the data inputs of the three buffer
  - 4 portions assigned to the first data input.
- 1 6. A clock and data recovery circuit as claimed in claim 5, wherein
  - 2 said first, second and third buffer portions are triggered by a first clock phase i,

a second clock phase  $j$  and a third clock phase  $k$ , respectively, resulting in a buffering of the state of said data signal at said clock phases  $i$ ,  $j$  and  $k$ .

7. A clock and data recovery circuit as claimed in claim 6, wherein the clock phases  $i$ ,  $j$  and  $k$  are interdependent by the equations:

$$j = i + N/2 - M \text{ and } k = i + N/2 + M \text{ if } i \leq N/2 \text{ and}$$

$$j = I - N/2 - M \text{ and } k = i - N/2 + M \text{ if } i > N/2$$

with a parameter  $M$  selectable within  $0 < M < N/2$ .

8. A clock and data recovery circuit as claimed in claim 6, further comprising a first output receiving the data signal from the buffer portion which is triggered by the clock phase  $i$  and said data signal and/or said timing signal is transmitted by said first output.

9. A clock and data recovery circuit as claimed in one of claim 5, wherein the signal states of the data signal at the data outputs of said first, second and third buffer portions are detected by said phase detector.

10. A clock and data recovery circuit as claimed in claim 9, wherein the phase detector further detects the signal state of the data signal at the clock phase  $i$  of the previous cycle of the timing signal.

11. A clock and data recovery circuit as claimed in claim 1, further comprising a low pass filter assigned to said phase detector.

12. A clock and data recovery circuit as claimed in claim 1, further comprising dual rail amplifiers.

13. A method for clock and data recovery comprising:

- receiving a data signal of a first frequency;
- defining a timing signal of a second frequency;
- dividing a cycle of the timing signal into a number of  $N$  signal phases;
- sampling a portion of said data signal by a data sampling component resulting in a binary number, said data sampling component comprising a buffer component buffering said data signal and comprising a phase detector;

8                   - looking up said binary number in a truth table yielding a logic output  
9       statement; and  
10                  - transmitting said logic output statement to a counter causing a reaction of  
11       said counter wherein the phase selector selects three or more of the clock phases and  
12       triggers the data sampling by said three or more clock phases.

1                  14. A method as claimed in claim 13, wherein  
2                    said counter is counting up, counting down, or holding the counter value  
3       as reaction on said logic output statement of the truth table transferring the counter value  
4       to the phase selector assigned to select the clock phases.

1                  15. A method as claimed in claim 13, wherein  
2       the data signal is a binary signal having signal states zero or one defining a bit sequence  
3       and wherein said data signal is buffered by a first, a second and a third group  
4                    of bistable multivibrators triggered by a first clock phase  $i$ , a  
5                    second clock phase  $j$  and a third clock phase  $k$ , respectively, resulting in a  
6       buffering of the state of said data signal at said clock phases  $i, j$  and  $k$ .

1                  16. A method as claimed in claim 15, further defining the clock phases  $j$   
2       and  $k$  by:

3                    -  $j = i + N/2 - M$  and  $k = i + N/2 + M$  if  $i \leq N/2$  and

4                    -  $j = i - N/2 - M$  and  $k = i - N/2 + M$  if  $i > N/2$

5                    with selecting the parameter  $M$  within  $0 < M < N/2$ .

1                  17. A method as claimed in claim 15 or 16, further transmitting said data  
2       signal (74) and/or said timing signal by an output with the transmission triggered by the  
3       clock phase  $i$ .

1                  18. A method as claimed in claim 15, further detecting the state of the  
2       data signal at the clock phase  $i$  of the previous cycle of the timing signal resulting in a  
3       four digit binary number having sixteen possible values and looking up said binary  
4       number in said truth table at each cycle of the timing signal yielding said reaction of the  
5       counter.